Monday 25th of September 2017
 

Designing of Efficient Adders by using a Novel Reversible SDNG gate


Shefali Mamataj, Biswajit Das, Dibya Saha, Nahida Banu, Gourab Banerjee and Suman Das

In recent years, reversible logic circuits are increasingly used in power minimization and having applications such as low power CMOS design, optical information processing, DNA computing, bioinformatics, quantum computing and nanotechnology. Under ideal conditions, reversible logic gates produce zero power dissipation. The main motivation behind the study of this technology is aimed at implementing reversible computing where they offer what is predicted to be the only potential way to improve the energy efficiency of computers beyond von Neumann-Landauer limit. Implementing the reversible logic has the advantages of reducing gate counts, garbage outputs as well as constant inputs. In this paper, a new 4*4 reversible logic gate SDNG is proposed. The SDNG gate can be used to implement all types of classical Boolean applications like XOR, XNOR, NAND, NOR, AND, OR, and NOT. It also can be used to design various adders efficiently. One of the prominent functionalities of the SDNG gate is that it can work singly as a full adder, or full subtractor, which is a versatile and widely used element in digital design. Thus, the proposed reversible full adder/subtractor contains only one gate. This paper also represents 4 bit Parallel adder circuit, 4 bit Parallel subtractor circuit, 2s Complement adder-subtractor circuit, Carry skip adder circuit , BCD adder circuit and carry skip BCD adder circuit which have been implemented by using this proposed SDNG reversible gate. Also SDNG gate and SDNG gate as a full adder and full subtractor has been simulated by XILINX and implemented in the SPARTAN -FPGA Kit.

Keywords: Nanotechnology, reversible logic gate, reversible full adder, reversible subtractor, reversible computing, quantum computing, BCD adder, ripple carry adder.

Download Full-Text


ABOUT THE AUTHORS

Shefali Mamataj
Assistant Professor of ECE Department. B.Tech from University of Kalyani . M.Tech from University of Calcutta.

Biswajit Das
Assistant Professor,CSE Department. B.Tech from University of Kalyani . M.Tech from University of Kalyani .

Dibya Saha
B.Tech Student,MCET,West Bengal University of Technology

Nahida Banu
B.Tech Student,MCET,West Bengal University of Technology

Gourab Banerjee
B.Tech Student,MCET,West Bengal University of Technology

Suman Das
Technical Assistant,ECE Department. B.Tech from West Bengal University of Technology .


IJCSI Published Papers Indexed By:

 

 

 

 
About IJCSI

IJCSI is a refereed open access international journal for scientific papers dealing in all areas of computer science research...

Learn more »
Join Us
FAQs

Read the most frequently asked questions about IJCSI.

Frequently Asked Questions (FAQs) »
Get in touch

Phone: +230 911 5482
Email: info@ijcsi.org

More contact details »