On Permutation Capabilities of Fault Tolerant Multistage Interconnection Networks

Sandeep Sharma

Department of Computer Science & Engineering, Guru Nanak Dev University Amritsar, Punjab-143005, India

Abstract

In this paper permutation capabilities analysis of fault tolerant [1] Multistage Interconnection Networks have been presented. I have examined some popular FT(Four Tree)[8], MFT(Modified Four Tree)[2], PHI(Phi Network)[11], NFT(New Four Tree)[4], IFT(improved Four Tree)[5], IASN(Irregular Augmented Shuffle)[14] and IIASN(Improved Irregular Augmented Shuffle)[3] networks which are irregular in nature[11].Permutation capabilities are measured in terms of incremental and identical basis by introducing various faults at the different stages of the networks.

Keywords: Multistage Interconnection Network, Permutation, IIASN, Four Tree Network, NFT, THN, IFT

1. Introduction

Research on Interconnection Networks is a broad field. where most results have been achieved for a multitude of regular networks, particularly in multiprocessor systems. A large number of regular interconnection networks models have been proposed in the last twenty years for large scale parallel processing system. With the introduction of interconnection networks into system area networks such as clusters of workstations, research on irregular networks became a point of interest. One of the most irregular networks is the Internet. When the numbers of switches at different stages in a network are not alike then such networks are called Irregular Networks. The wiring flexibility of irregular networks is promising, any number of routing nodes can be inserted into the network, and the system manager does not need bother about the maintenance of the regular structure. The limitation of regular network is to provide equal number of switches if one has to insert a new stage which is a very costlier process. Furthermore, methods for irregular networks are also applicable to regular networks, allowing usage of the same method in any interconnection network topology. In the past years, several irregular class of multistage interconnection networks have been proposed on behalf of static routing and dynamic routing. The main purpose of this paper is to conduct the survey of some popular multipath irregular fault tolerant networks which are constructed by using express links. Performance analysis in term of permutation passable of a network is carried out in this paper.

The rest of the paper organized as follows. Section 2 discusses about permutation passable. Section 3 discusses the identical permutation passable of considered MINs. Section 4 discuses the Incremental Permutation passable of considered MINs. Finally conclusions are given in Section 5.

2. Permutation

A one to one correspondence between source to destination is called Permutation [2][9][13] [15][16]. The request always passes from the most suitable path available. If such path is busy then the request is passed through an alternate path. If no alternate path is available then the request has to be simply dropped or said to have clashed or blocked. One of the major aspects of permutation parameter is that it varies with path length.

To find out this parameter for an Interconnection Network, it is assumed that source and destination is represented by:

$$S = s_{i-1,...,s_1,s_0}$$

$$D = d_{i-1,...,d_1,d_0}$$

The methods which are considered in this paper to evaluate the permutation are:

- Identical Permutation
- Incremental Permutation

2.1 Identical Permutation

A one-to-one correspondence between same source and destination number is called Identical Permutation. In terms of source and destination this can be expressed by:

 $(S_0 \makebox{-}> D_0),\,(S_1 \makebox{-}> D_1)$ $(S_{n\text{-}1} \makebox{-}> D_{n\text{-}1})$ for NxN Network where $N{=}2^n.$

For Example:

Source (0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15) Destination (0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15)



Fig. 1 Identical permutation pairs

2.2 Incremental Permutation

Incremental means that each source is connected to destination in a circular sequence and is represented as:

$$(S_0 \twoheadrightarrow D_{n-12}), (S_1 \dashrightarrow D_{n-11}) \dots \dots (S_{n-1} \dashrightarrow D_{n-13})$$
 For Example:

Source (0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15) Destination (4,5,6,7,8,9,10,11,12,13,14,15,0,1,2,3)



Fig. 2 Incremental permutation pairs

The physical connections in figure 1 and 2 are based on when a group of sources $(s_0, s_1..., s_{n-1})$ wants to communicate with its destinations $(d_0, d_1, ..., d_{n-1})$ simultaneously.

Two cases have been considered in this paper to find out identical and incremental permutations.

- Non Critical Case: If a single switch fault occur
- Critical Case: If a fault occurs in a conjugate loop

3. Identical Permutation Analysis

To evaluate the results of identical permutations, we have

www.IJCSI.org

considered two cases non-critical (single switch failure) and critical (two switches failure in a loop) as discussed earlier. The identical permutation results are evaluated in both critical and non critical case by checking the following conditions:

- Without fault
- Multiplexer failure
- Switch failure at stage 1
- Switch failure at middle stage
- Switch failure at last stage
- Demultiplexer failure



Fig. 3 Identical Permutations Passable Analysis with and without Fault at Various Stages in Non Critical Condition

The results of degradation of request passing in a Network in the presence and absence of fault are as shown in figure 3. The above results show that almost all the Networks produced the same results when a single switch fault occur at first , middle and last stages. PHI Network does not contain any middle stage (empty in fig. 3) and the rest of its stages are compared with other Networks stages. The switches of first and last stages are directly attached with MUX and DEMUX to bypass the request if any clash or fault occurs, but it is shown from above graph that almost all the Networks blocked the request if such kind of fault occurs.



Fig. 4 Identical Permutations Passable Analysis at Various Stages in Critical Condition

The figure 4 shows that request pass percentage of critical case is lesser in comparison to non critical case. The Network like PHN does not have any express link in the first stage and also does not have any central stage. Similarly no express links have been used in central stage of IIASN Network.

4. Incremental Permutation Analysis



Fig. 5 Incremental Permutations Passable Analysis with and without

Fault at Various Stages in Non Critical Condition



The above analysis from figure 5 shows that average path length of all considered MINs remains almost constant in the presence and absence of faults. It is also concluded from the analysis that most of the Network used more path length in comparison to path length used in identical permutation. The reason of more path lengths is because of lesser direct cross connection between considered sources to destination for the sample chosen for incremental permutation. The number of successful requests passes from different sources to their destinations in the presence and absence of fault is shown in figure 5. The evaluated result clearly indicates that the pass percentage of requests is lesser when a fault occurs in middle stage switch. The degradation in pass percentage is because of more clashes and lesser unique paths.



Fig. 6 Incremental permutations Passable Analysis of Various Stages in Critical Condition

The average path lengths result computed shows that the success rate of passing the a request from different sources to destinations is decreased by more than 50% in comparison to identical permutations (non critical case) and is almost 25% lesser in comparison to incremental permutation (non critical case). The results shown in figure 6 shows that number of request passes in FT Network is almost zero when a critical fault occurs at middle stage of

it.

5. Conclusions

In this paper Permutation Passable analysis which is the biggest factor to consider the network has been analyzed by introducing some faults. The identical permutation passable results in non critical case of FT, IASN, IFT and IIASN networks are 100% when the network is fault free and there is only 12.5 % degradation when a single switch fault occurs in any stage. These results are quite better than MFT, ZTN and NFT networks. The graph shows that the average path length consumed by IIASN in the presence and non presence of fault is much better than others compared networks. The result of identical permutation in critical condition is also comparable in the case of IIASN network. On the other hand the incremental permutation in non critical case of IIASN is much better than other existing considered networks. The result evaluated from the case considered shows that 100% request are granted in IIASN in comparison to 68% in IASN and 25-50% for other networks when network is fault free. The results of IIASN network remain same as of identical permutation when single switch fault occur in any stage. The result of NFT (25%) and IFT (37%) are much better than FT (0%) in incremental permutation in non critical case when centre stage switch faulty in a loop.

References

[1] Algirdas Avizenis, "Towards Systematic Design of Fault-Tolerant Systems", IEEE Computer, Vol. 30, No. 4, April 1997, pp. 51-58

- [2] Sandeep Sharma, and P.K.Bansal, "A new fault tolerant Multistage Interconnection Network", IEEE TENCON'02, vol 1,2002, pp 347-350.
- [3] Sandeep Sharma, K.S Kahlon, P.K.Bansal, and Kawaljeet Singh, "Improved Irregular Augmented Shuffle Multistage Interconnection Network", International Journal of



Computer Science and Security, vol 2 issue 3,2008, pp 28-33.

- [4] Sandeep Sharma, P.K.Bansal, K.S. Kahlon, "On a class of Multistage Interconnection Network in parallel processing", International Journal of Computer Science and Network Security, vol 8 No. 5, May 2008, pp 287-291.
- [5] Sandeep Sharma, K.S Kahlon, P.K.Bansal, Kawaljeet Singh, "Irregular class of Multistage Interconnection Network in parallel processing", Journal of Computer Science, vol 4(3) , 2008, pp 220-224.
- [6] Patel,J.H., "Performance of processor-memory interconnection for multiprocessors." IEEE Transaction on computers, 30, 1981, pp. 771-780
- [7] P.K.Bansal, K. Singh, R.C. Joshi, and G.P. Siroha, "Fault tolerant Augmented Base Line Multistage Interconnection Networks", IEEE TENCON, 1991, pp. 205-208
- [8] P.K.Bansal, K. Singh, and R.C. Joshi, "Routing and path length algorithm for a cost- effective four-tree multistage interconnection network", International Journal of Electronics, Vol. 73, 1992, pp.107-115,
- [9] Subramanyam Argie, Prasad .E.V and Nadamuni Reddy. C (2006) Permutation Capability and Connectivity of Enhanced Multistage Interconnection Network (E-MIN), International conference on Advance computing and communication, pp. 8-11
- [10] George, B.A., P.A. Dharma and H.J. Seigel, 1987. A survey and comparison of fault- tolerant multistage interconnection networks, *Computer*, vol. 20, no. 6, Jun., 1987, pp. 14-27.
- [11] Sengupta Jyotsna and Bansal P.K. (2002) Performance Evaluation of a Fault Tolerant Irregular Network, Proceedings of IEEE TENCON 2002,pp. 331-334.
- [12] Bataineh, S.M. and B.Y. Allosl, "Fault-tolerant multistage interconnection network", J. Telecomm. Syst., 17, 2001, pp. 455-472.
- Bhattacharya U., Pal Benode and Bhattacharya S.(1991)
 Fault Tolerant Characteristics of Conflict Free Permutation in Omega Interconnection Networks. IEEE TENCOM 1991. pp. 205-208.
- [14] Harsh Sadawatri , P.K Bansal, "Fault Tolerant Irregular augmented Shuffle Network", Proceedings of WSEAS

International conference on Computer Engg. And Application, January 17-19, 2007, pp. 7-12

- [15] J Potapall R, Yashovardhan and Agarwal P. Dharma (1996), On the Design of Efficient Multistage Interconnection Network Fourth IEEE International workshop on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS'96), pp.140.
- [16] H.J. Siegel, "Interconnection Network for large-Scale Parallel Processing": theory and Case studies, McGraw Hill Second Addition, 1992, pp. 1- 4,271-274.

Sandeep Sharma received the B.E. in Computer Engineering from Pune University, INDIA in 1994, M.E. degree in Computer Engineering from Thapar Institute of Engg. & Tech. Patiala, INDIA in 2000 and Ph.D. degree from Guru Nanak Dev University Amritsar(Punjab),INDIA in 2011.He is working as Associate professor in department of Computer Science & Engineering and he is also acting as Chief Security Information Officer of the University. His area of interest is Parallel Processing, Multistage Interconnection Network, Fault Tolerance and Cloud Computing.