Low-Power and High Speed 128-Point Pipline FFT/IFFT Processor for OFDM Applications
This paper represents low power and high speed 128-point pipelined Fast Fourier Transform (FFT) and its inverse Fast Fourier Transform (IFFT) processor for OFDM. The Modified architecture also provides concept of ROM module and variable length support from 128~2048 point for FFT/IFFT for OFDM applications such as digital audio broadcasting (DAB), digital video broadcasting-terrestrial (DVB-T), asymmetric digital subscriber loop (ADSL) and very-high-speed digital subscriber loop (VDSL). The 128-point architecture consists of an optimized pipeline implementation based on Radix-2 butterfly processor Element. To reduce power consumption and chip area, special current-mode SRAMs are adopted to replace shift registers in the delay lines. In low-power operation, when the supply voltage is scaled down to 2.3 V, the processor consumes 176mW when it runs at 17.8 MHz.
Keywords: Low power, FFT, IFFT, OFDM
Download Full-Text
ABOUT THE AUTHORS
D. Rajaveerappa
Department of ECE at Loyola Institute of Technology, Chennai.india
K. Umapathy
Research scholar, JNT University, Anantapur
D. Rajaveerappa
Department of ECE at Loyola Institute of Technology, Chennai.india
K. Umapathy
Research scholar, JNT University, Anantapur