High-Performance Low-Power Digital Linear Interpolation Filter
A new technique to implement digital interpolation filter is presented in this paper. The technique employs a sample calculation functional block which reduces the hardware required to realize the filter by orders of magnitude. The filter is realized with 80X160 m2 using 65 nm CMOS technology. Over Sampling Rate of up to 256 is achieved for 16-bit digital data sampled at 705,600 bps. The filter dissipates 77.68 mW when operating at frequency of 833.3 MHz.
Keywords: Digital interpolation, Oversampling, Digital Low Pass Filters, DAC, Delta-Sigma Modulators, FFT, FIR, DSP
Download Full-Text
ABOUT THE AUTHORS
Magdy El-Moursy
Magdy A. El-Moursy was born in Cairo, Egypt in 1974. He received the B.S. degree in electronics and communications engineering (with honors) and the Master\'s degree in computer networks from Cairo University, Cairo, Egypt, in 1996 and 2000, respectively, and the Master\'s and the Ph.D. degrees in electrical engineering in the area of high-performance VLSI/IC design from University of Rochester, Rochester, NY, USA, in 2002 and 2004, respectively. In summer of 2003, he was with STMicroelectronics, Advanced System Technology, San Diego, CA, USA. Between September 2004 and September 2006 he was a Senior Design Engineer at Portland Technology Development, Intel Corporation, Hillsboro, OR, USA. During September 2006 and February 2008 he was assistant professor in the Information Engineering and Technology Department of the German University in Cairo (GUC), Cairo, Egypt. Dr. El-Moursy is currently a Technical Lead in the Mentor Graphics Corporation, Cairo, Egypt. His research interest is in Networks-on-Chip, interconnect design and related circuit level issues in high performance VLSI circuits, clock distribution network design, and low power design. He is the author of more than 30 papers, four book chapters, and one book in the fields of high speed and low power CMOS design techniques and high speed interconnect.
Ahmed G. Abdellatif
Ahmed Abdellatif was teaching assistant in the Information Engineering and Technology Department of the German University in Cairo (GUC), Cairo, Egypt. He is now working towards his Ph.D. His research interest is in Mixed signals.
Magdy El-Moursy
Magdy A. El-Moursy was born in Cairo, Egypt in 1974. He received the B.S. degree in electronics and communications engineering (with honors) and the Master\'s degree in computer networks from Cairo University, Cairo, Egypt, in 1996 and 2000, respectively, and the Master\'s and the Ph.D. degrees in electrical engineering in the area of high-performance VLSI/IC design from University of Rochester, Rochester, NY, USA, in 2002 and 2004, respectively. In summer of 2003, he was with STMicroelectronics, Advanced System Technology, San Diego, CA, USA. Between September 2004 and September 2006 he was a Senior Design Engineer at Portland Technology Development, Intel Corporation, Hillsboro, OR, USA. During September 2006 and February 2008 he was assistant professor in the Information Engineering and Technology Department of the German University in Cairo (GUC), Cairo, Egypt. Dr. El-Moursy is currently a Technical Lead in the Mentor Graphics Corporation, Cairo, Egypt. His research interest is in Networks-on-Chip, interconnect design and related circuit level issues in high performance VLSI circuits, clock distribution network design, and low power design. He is the author of more than 30 papers, four book chapters, and one book in the fields of high speed and low power CMOS design techniques and high speed interconnect.
Ahmed G. Abdellatif
Ahmed Abdellatif was teaching assistant in the Information Engineering and Technology Department of the German University in Cairo (GUC), Cairo, Egypt. He is now working towards his Ph.D. His research interest is in Mixed signals.
