Wednesday 24th of April 2024
 

An Efficient Single Impedance Network Three Level Z-Source Neutral Point Clamped Inverter


C.L.Kuppuswamy and T. A. Raghavendiran

A multilevel inverter can eliminate the need for the step-up transformer and reduce the harmonics produced by the inverter. Although the multilevel inverter structure was initially introduced as a means of reducing the output waveform harmonic content, it was found that the dc bus voltage could be increased beyond the voltage rating of an individual power device by the use of a voltage clamping network consisting of diodes. By using voltage clamping techniques, the system KV rating can be extended beyond limits of an individual device. This paper presents Impedance (Z) Source Neutral Point Clamped (NPC) three level inverter with reduced number of impedance source networks and clamping diodes for non-linear loads. Earlier for a three level NPC inverter two separate impedance networks were used. But to reduce the circuit complexity without compromising with output requirement; only one impedance network is used and to substantiate this, the simulation of proposed circuit is carried out using MATLAB/Simulink for a 48 V input supply. A prototype is developed for an input voltage of 26V and the experimental results for the same are presented in this paper.

Keywords: Z-Source, NPC inverter; Two-level inverter, Three level inverter, Non-linear loads

Download Full-Text


ABOUT THE AUTHORS

C.L.Kuppuswamy
Sathyabama University

T. A. Raghavendiran
Anand Institute of Higher Technology


IJCSI Published Papers Indexed By:

 

 

 

 
+++
About IJCSI

IJCSI is a refereed open access international journal for scientific papers dealing in all areas of computer science research...

Learn more »
Join Us
FAQs

Read the most frequently asked questions about IJCSI.

Frequently Asked Questions (FAQs) »
Get in touch

Phone: +230 911 5482
Email: info@ijcsi.org

More contact details »